This paper presents an efficient design of a reversible barrel shifter. It has also been shown that the new circuit outperforms the previously proposed one in terms of number of gates, number of garbage outputs, delay and quantum cost.
INTRODUCTION
Reversible system does not allow information to be erased. Thus the reversible gates have the same number of inputs and outputs which means that the input stage can always be retained from the output stage. For the reversible computer the heat dissipation is exactly kTln1 which is logically zero. Thus reversible computation is a highly potential field for upcoming low power/high performance computing. Designing reversible circuits using reversible gates have several constraints [3] : a. The fan-out of every signal is equal to one. b. Loops are not permitted in a strictly reversible system.
BASIC DEFINITIONS
In this, section we present some definitions on reversible logic gates and their quantum cost. A Reversible Gate is an n-input, n-output (denoted by n * n) circuit that uniquely maps the output vector Ov to the corresponding input vector I v where I v = (I 0 , I 1 , I 2 … I k-1 , I k ,) and 
BARREL SHIFTER
A barrel shifter is a combinational circuit which has ninput and n-output and m select lines that controls bit shift operation.
REVERSIBLE BARREL SHIFTER
In this section we will discuss about the reversible barrel shifter and then make comparative study between the existing and the proposed one. Shifter is a unidirectional logarithmic shifter consists of multiplexers. A 3x3 Fredkin Gate works as simple (2:1) multiplexers. Feynman gates are used for producing fan outs. The shifter with n-bit data value and k-bit shift value will require the following number of gates according to [4] . This shifter is complex in design and requires large number of gates. As a result the total number of garbage outputs is high. Thus there is great room for improving the circuit complexity, total number of gates and garbage outputs, delay and quantum cost.
Algorithm: Shift/Rotate operation of an (n, k) Barrel shifter.
Input: Data Input Set I (io, i1 … in-1), n = total number of data input bit. Control input Set S (s0, s1, … sk), k = log2 (n). Output: Desired shift/rotate output set O (o1, o2,… oi). begin
Step 1: for k <-0 to log2(n)
Step 2: do if sk = 1
Step 3. then left shift /rotate I 2k times
Step 4. else I remains same end. 
LEFT SHIFT/ROTATE REVERSIBLE BARREL SHIFTER

PROPERTIES OF THE EXISTING REVERSIBLE BARREL SHIFTER
From the above explanation and designing procedure we will now present several important properties of the Existing (n, k) reversible barrel shifter. Theorem 1. A unidirectional reversible barrel shifter with n-bit data input and k-bit shift value can be realized with at least Fr number of Fredkin Gates for multiplexing where, Fr = n (k-1) + n/2 Theorem 2. Let n be the total number of data input bits and k be the shift value bit of a unidirectional reversible shifter. Let Fe be the total number of Feynman Gates for producing fan outs, then Fe = n (k-1) Theorem 3. Let n be the total number of data input bit and k be the shift value of a unidirectional reversible barrel shifter. Let GO be the total number of garbage outputs of the proposed shifter, then GO = n (k-1) + k
PROPOSED REVERSIBLE LOGICAL SHIFTER
In this section we designed the Reversible logical left shifter. Proposed 
COMPARATIVE STUDY BETWEEN THE REVERSIBLE BARREL SHIFTERS
Comparing with the existing barrel shifter to the proposed, we observe the result shown in Table 1 and Table 2 . From Table 1 we can see that the proposed circuit requires less number of gates, produce less garbage outputs. The delay costs (D). The quantum cost of the circuit, calculated according to the [9] , is also shown in Table 2 . 
CONCLUSION
The comparison table clearly shows that proposed Barrel shifter/ rotator requires less number of gates and also reduces in the delay and quantum cost of circuit. Therefore barrel shifters which are capable of performing n-bit shifting and rotating of data in a single cycle, are normally used in embedded processors such as: digital signal processors and high performance processors, highspeed/low-power Applications etc.
